{
  "@context": {
    "@vocab": "http://schema.org/",
    "rdau": "http://rdaregistry.info/Elements/u/",
    "skos": "http://www.w3.org/2004/02/skos/core#",
    "skos:prefLabel": {
      "@container": "@language"
    }
  },
  "@graph": [
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00079415300",
      "name": "Microwave circuit simulation using higher-order dynamic elements"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00080885400",
      "name": "Combined electrical and thermal circuit simulation using APLAC : Part A, Implementation and basic component models"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00067979700",
      "@type": [
        "Periodical",
        "CreativeWorkSeries",
        "CreativeWork",
        "http://id.loc.gov/ontologies/bibframe/Work"
      ],
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:cn:28760A"
      },
      "hasPart": [
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00006629500"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00080885400"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00004380300"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00077327000"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00077326500"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00079415300"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00075087700"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00074525800"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00084551400"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00080888400"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00006629800"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00384986400"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00080890600"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00384032600"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00535563400"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00733633500"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00079415400"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00071502600"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00083352400"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00079415600"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00083356700"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00073360700"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00080847200"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00077327800"
        },
        {
          "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00384987500"
        }
      ],
      "inLanguage": "en",
      "isPartOf": {
        "@id": "http://urn.fi/URN:NBN:fi:bib:me:CFENNI"
      },
      "issn": "0784-5979",
      "name": [
        "Helsinki University of Technology. Faculty of Electrical Engineering. Circuit Theory Laboratory",
        "[Helsinki University of Technology]. [Faculty of Electrical Engineering]. [Circuit Theory Laboratory]",
        "Hels. Univ. Technol., Fac. Electr. Eng., Circuit Theory Lab"
      ],
      "rdau:P60049": {
        "@id": "http://rdaregistry.info/termList/RDAContentType/1020"
      },
      "sameAs": {
        "@id": "https://issn.org/resource/issn/0784-5979"
      },
      "workExample": {
        "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00067979700"
      }
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00080890600",
      "name": "IGBT model in APLAC"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00006629800",
      "name": "MOSFET level 1 and 2 models in APLAC"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00077327800",
      "name": "New five-standard calibration procedures for network analyzers and wafer probes"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00067979700",
      "@type": [
        "CreativeWork",
        "Periodical",
        "http://id.loc.gov/ontologies/bibframe/Instance"
      ],
      "datePublished": [
        "1983-1996",
        "1983/1996"
      ],
      "description": "Ceased publication",
      "exampleOfWork": {
        "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00067979700"
      },
      "identifier": [
        {
          "@id": "_:ub105762bL55C31"
        },
        {
          "@id": "_:ub105762bL51C31"
        }
      ],
      "isPartOf": {
        "@id": "http://urn.fi/URN:NBN:fi:bib:me:CFENNI"
      },
      "issn": "0784-5979",
      "name": [
        "Hels. Univ. Technol., Fac. Electr. Eng., Circuit Theory Lab",
        "Helsinki University of Technology. Faculty of Electrical Engineering. Circuit Theory Laboratory"
      ],
      "publication": {
        "@id": "_:ub105762bL62C31"
      },
      "publisher": {
        "@id": "http://urn.fi/URN:NBN:fi:au:cn:28789A"
      },
      "rdau:P60048": {
        "@id": "http://rdaregistry.info/termList/RDACarrierType/1049"
      },
      "rdau:P60050": {
        "@id": "http://rdaregistry.info/termList/RDAMediaType/1007"
      },
      "sameAs": {
        "@id": "https://issn.org/resource/issn/0784-5979"
      }
    },
    {
      "@id": "_:ub105762bL55C31",
      "@type": "PropertyValue",
      "propertyID": "FI-FENNI",
      "value": "180153"
    },
    {
      "@id": "_:ub105762bL62C31",
      "location": {
        "@id": "_:ub105762bL62C51"
      },
      "organizer": {
        "@id": "http://urn.fi/URN:NBN:fi:au:cn:28789A"
      }
    },
    {
      "@id": "_:ub105762bL62C51",
      "name": "Espoo"
    },
    {
      "@id": "_:ub105762bL51C31",
      "@type": "PropertyValue",
      "propertyID": "FI-MELINDA",
      "value": "000679797"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00084551400",
      "name": "Aplac : circuit simulation and design tool : Aplac 7.0"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00077326500",
      "name": "BJT model in APLAC"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00079415600",
      "name": "Measurement-based MESFET model in APLAC"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:au:cn:28789A",
      "name": "Teknillinen korkeakoulu"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:au:cn:28760A",
      "name": "Teknillinen korkeakoulu. Teoreettisen sähkötekniikan laboratorio"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00083356700",
      "name": "Combined electrical and thermal circuit simulation using APLAC : Part B, Electrothermal diode and transistor"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00080888400",
      "name": "Steady-state time-domain analysis including frequency-dependent components"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00006629500",
      "name": "BSIM model in APLAC"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00384986400",
      "name": "Csim, a simple HP48 circuit simulator for educational purposes"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00080847200",
      "name": "Small-signal harmonic analysis of nonlinear circuits"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00077327000",
      "name": "Accelerometer model in APLAC"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00384987500",
      "name": "Calibration of test fixtures using at least two standards"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00004380300",
      "name": "Identification of cascaded microwave circuits with moderate reflections using reflection and transmission measurements"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00071502600",
      "name": "MOSFET level 3 model in APLAC"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00074525800",
      "name": "Optimization methods in APLAC"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00073360700",
      "name": "Aplac optimization interface"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00733633500",
      "name": "Aplac : an object-oriented analog circuit simulator and design tool : Aplac 6.1"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00535563400",
      "name": "Theory of nonreciprocal and nonsymmetric uniform transmission lines"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00075087700",
      "name": "Transient analysis of circuits including frequency-dependent components using transgyrator and convolution"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00079415400",
      "name": "Modeling of trapping and abrupt doping effects in MESFET's using R-dynamic"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00384032600",
      "name": "Development of an operational amplifier macromodel for the Aplac circuit simulator program"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:CFENNI",
      "name": "Fennica"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:I00083352400",
      "name": "MEXTRAM 503 BJT model in APLAC"
    }
  ]
}