@prefix rdf: <http://www.w3.org/1999/02/22-rdf-syntax-ns#> .
@prefix rdfs: <http://www.w3.org/2000/01/rdf-schema#> .
@prefix schema: <http://schema.org/> .
@prefix skos: <http://www.w3.org/2004/02/skos/core#> .
@prefix xml: <http://www.w3.org/XML/1998/namespace> .
@prefix xsd: <http://www.w3.org/2001/XMLSchema#> .

<http://urn.fi/URN:NBN:fi:bib:me:W00013341000> schema:author <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Action systems in pipelined processor design" .

<http://urn.fi/URN:NBN:fi:bib:me:W00015598600> schema:author <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "An asynchronous linear predictive analyzer" .

<http://urn.fi/URN:NBN:fi:bib:me:W00015978500> schema:author <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Action systems synthesis of DI circuits" .

<http://urn.fi/URN:NBN:fi:bib:me:W00017164000> schema:author <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Synchronous action systems" .

<http://urn.fi/URN:NBN:fi:bib:me:W00018670300> schema:author <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Synchronization of action systems" .

<http://urn.fi/URN:NBN:fi:bib:me:W00020572900> schema:author <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Self-timed circuit design : the action systems approach" .

<http://urn.fi/URN:NBN:fi:bib:me:W00022200100> schema:author <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Component-based asynchronous circuit design in B" .

<http://urn.fi/URN:NBN:fi:bib:me:W00022898000> schema:contributor <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Synchronous pipeline design in action systems" .

<http://urn.fi/URN:NBN:fi:bib:me:W00024572400> schema:author <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Formal specification of an asynchronous on-chip bus" .

<http://urn.fi/URN:NBN:fi:bib:me:W00032744100> schema:contributor <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "High level power estimation" .

<http://urn.fi/URN:NBN:fi:bib:me:W00035753100> schema:contributor <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Towards a formal power estimation framework" .

<http://urn.fi/URN:NBN:fi:bib:me:W00036404200> schema:contributor <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Internal structure of an enhanced Java execution engine" .

<http://urn.fi/URN:NBN:fi:bib:me:W00036409700> schema:author <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Formal derivation of an on-chip communication platform" .

<http://urn.fi/URN:NBN:fi:bib:me:W00036413700> schema:contributor <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Formal energy estimation framework" .

<http://urn.fi/URN:NBN:fi:bib:me:W00039791700> schema:contributor <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "On fault tolerance techniques towards nanoscale circuits and systems" .

<http://urn.fi/URN:NBN:fi:bib:me:W00039792100> schema:contributor <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Asynchronous Viterbi decoder in action systems" .

<http://urn.fi/URN:NBN:fi:bib:me:W00039794500> schema:author <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Refinement of atomic communication channels towards on-chip implementation" .

<http://urn.fi/URN:NBN:fi:bib:me:W00041157100> schema:contributor <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Modeling SoC systems with flow control" .

<http://urn.fi/URN:NBN:fi:bib:me:W00041540300> schema:contributor <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Feasibility report on asynchronous synthesis" .

<http://urn.fi/URN:NBN:fi:bib:me:W00043536200> schema:contributor <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Network on chip routing algorithms" .

<http://urn.fi/URN:NBN:fi:bib:me:W00046081700> schema:contributor <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Verification of a song selection algorithm with SPIN" .

<http://urn.fi/URN:NBN:fi:bib:me:W00046114100> schema:contributor <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Applications for the SPIN model checker : a survey" .

<http://urn.fi/URN:NBN:fi:bib:me:W00300466100> schema:contributor <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "Formal channel based modeling of SoC systems" .

<http://urn.fi/URN:NBN:fi:bib:me:W00336838500> schema:contributor <http://urn.fi/URN:NBN:fi:au:pn:000100185> ;
    schema:name "On-chip communications models" .

<http://urn.fi/URN:NBN:fi:au:pn:000100185> a schema:Person ;
    schema:name "Plosila, Juha" .