{
  "@context": {
    "@vocab": "http://schema.org/",
    "rdau": "http://rdaregistry.info/Elements/u/",
    "skos": "http://www.w3.org/2004/02/skos/core#",
    "skos:prefLabel": {
      "@container": "@language"
    }
  },
  "@graph": [
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00022898000",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Synchronous pipeline design in action systems"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00017164000",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Synchronous action systems"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00300466100",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Formal channel based modeling of SoC systems"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00022200100",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Component-based asynchronous circuit design in B"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00015978500",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Action systems synthesis of DI circuits"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00032744100",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "High level power estimation"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00013341000",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Action systems in pipelined processor design"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00046114100",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Applications for the SPIN model checker : a survey"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185",
      "@type": "Person",
      "name": "Plosila, Juha"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00043536200",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Network on chip routing algorithms"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00036413700",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Formal energy estimation framework"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00024572400",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Formal specification of an asynchronous on-chip bus"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00041157100",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Modeling SoC systems with flow control"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00036404200",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Internal structure of an enhanced Java execution engine"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00039791700",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "On fault tolerance techniques towards nanoscale circuits and systems"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00039792100",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Asynchronous Viterbi decoder in action systems"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00035753100",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Towards a formal power estimation framework"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00015598600",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "An asynchronous linear predictive analyzer"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00041540300",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Feasibility report on asynchronous synthesis"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00046081700",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Verification of a song selection algorithm with SPIN"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00336838500",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "On-chip communications models"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00039794500",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Refinement of atomic communication channels towards on-chip implementation"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00020572900",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Self-timed circuit design : the action systems approach"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00036409700",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Formal derivation of an on-chip communication platform"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00018670300",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000100185"
      },
      "name": "Synchronization of action systems"
    }
  ]
}