{
  "@context": {
    "@vocab": "http://schema.org/",
    "rdau": "http://rdaregistry.info/Elements/u/",
    "skos": "http://www.w3.org/2004/02/skos/core#",
    "skos:prefLabel": {
      "@container": "@language"
    }
  },
  "@graph": [
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00017278200",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000085621"
      },
      "name": "MTAC : a multithreated VLIW architecture for PRAM simulation"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00043925300",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000085621"
      },
      "name": "Primitives of sequential and parallel computation"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00331957200",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000085621"
      },
      "name": "Architectural differences of efficient sequential and parallel computers"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00015446900",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000085621"
      },
      "name": "Implementation of instruction-level and thread-level parallelism in computers"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00371719300",
      "contributor": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000085621"
      },
      "name": "Context-based compression of binary images in parallel"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:au:pn:000085621",
      "@type": "Person",
      "name": "Forsell, Martti"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00014218700",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000085621"
      },
      "name": "The minimal pipeline architecture"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00400270100",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000085621"
      },
      "name": "Efficient two-level mesh based simulation of PRAMS"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00331957300",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000085621"
      },
      "name": "Memory module structures for shared memory simulation"
    },
    {
      "@id": "http://urn.fi/URN:NBN:fi:bib:me:W00043382500",
      "author": {
        "@id": "http://urn.fi/URN:NBN:fi:au:pn:000085621"
      },
      "name": "Are multiport memories physically feasible?"
    }
  ]
}